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ABSTRACT 
 
 We present a method of mitigating theft of sequential circuit Intellectual Property 
hardware designs through means of watermarking.  Hardware watermarking can be 
performed by selectively embedding a watermark in the state encoding of the Finite State 
Machine.  This form of watermarking can be achieved by matching a directed graph 
representation of the watermark with a sub-graph in state transition graph representation 
of the FSM. We experiment with three approaches: a brute force method that provides a 
proof of concept, a greedy algorithm that provides excellent runtime with a drawback of 
sub-optimal results, and finally a simulated annealing method that provides near optimal 
solutions with runtimes that meet our performance goals. The simulated annealing 
approach when applied on a ten benchmarks chosen from IWLS 93 benchmark suite, 
provides watermarking results with edge overhead of less than 6% on average with 
runtimes not exceeding five minutes. 
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CHAPTER 1: INTRODUCTION AND RELATED WORK 
 
 The design process of digital circuits has changed radically over the years. As the 
fabrication technologies become more complex and with feature sizes shrinking to nano-
meter scales, the paradigm of having one company developing from original concept 
through to fabrication has changed in many ways.  First, as the process of fabrication of 
smaller technologies has caused an increase in complexity and cost, independent chip 
foundries have been formed to build designs developed by other companies. The chip 
developers of previous generations of chips have gone from all-purpose monolithic chip 
designs to a method of developing custom, Application Specific Integrated Circuits 
(ASICs) that are specialized for the use and need for each specific project. To further this 
process, Integrated Circuit (IC) designs are now typically designed with a modular 
approach so that multiple components are all contained on one chip as a ‘System On a 
Chip’ (SOC).  This has allowed for a new business model, where individual components 
of an SOC are being designed by different design houses and then leased to the SOC 
developer to be used for a specific time period or number of units, or the SOC developer 
having to pay the component designer for each use.  This method of leasing Intellectual 
Property (IP) cores from developers has the advantage of being able to rapidly prototype 
by gathering the SOC components from other vendors that have already been developed.  
This reduces the size of the development team as well as the time to market necessary to 
bring a product to the market.  
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 An obvious problem that has grown as this IP-based design methodology has 
become more common place is that the IP developer must have a method of confirming 
that the lease terms are followed i.e., their design is only used for the number of runs 
licensed, or that they are being paid proper royalties for each SOC instantiating their IP 
core. One of the primary ways to protect their IP design and insure that the lease terms 
are adhered to is to litigate against any design house that fails to follow the terms.  To do 
this however, the ownership for the design in question must first be proven so that a 
developer can be shown to have used another company’s design without their consent.  A 
method that has commonly been used to accomplish this proof of ownership in other 
areas (e.g., images, audio, video) has been the use of watermarks.  
1.1 Watermarking 
 Watermarks were originally developed for documents, so that a hidden message 
or symbol could be put into the medium of the document that would not interfere with the 
document, while allowing its authenticity to be verified. Some of the earliest versions of 
watermark techniques were used by cartographers: to protect their maps, they would add 
fictitious streets, or even cities, so that if a rival were to copy the map verbatim, the copy 
would contain the errors known only to the original author. In the digital age, the method 
of watermarking has been applied to electronic art and documents such as in [1].  By 
modifying individual pixel colors, single low order bits in audio files, or the kerning in a 
document, owners have been able to introduce irregularities into files that could later be 
proven to be unique enough to show ownership of the document or art without noticeably 
affecting the item. 
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  In the field of IC design, several methods of unobtrusively marking designs to 
help indicate ownership have been developed. In this work, we present a novel approach 
for watermarking sequential circuits at the model level in the design process.  
1.2 Thesis Organization 
 In the rest of this chapter we will review related work on watermarking of 
sequential circuits.  Chapter 2 goes into a detailed description of our approach to the 
watermarking problem, looking at different watermarking methods, as we attempt to find 
a balance between efficiency and performance. Chapter 3 reports the watermarking 
results for ten largest benchmarks chosen from the IWLS 93 benchmark suite.  Finally, 
Chapter 4 draws conclusions.  
1.3 Related Work 
 There have been several previous attempts [3-15, 17, 21] to provide protection for 
sequential circuits by applying some form of signature to them so that they would be 
identifiable after being implemented. While all of these attempts have had the common 
goal of providing owner identification post fabrication, some have been primarily focused 
on identifying counterfeits [1, 2, 3], while others [4, 5, 6, 7] have been targeted at 
identifying stolen designs. While many different techniques have been applied to this 
problem, the design level at which they are applied can be used to easily develop 
taxonomy to discuss them.  All of the prior watermark approaches were implemented at 
the circuit, HDL, or model level of design abstraction. 
1.3.1 Circuit Level Protection  
 
 At the lowest level of design abstraction, i.e., the physical circuit level, there have 
been several attempts [8, 9] to providing proof of ownership for designs.  Firstly, 
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watermarks at this level are similar to forms of paper watermarking that simply add an 
image or text in an unused area of the design.  By including a watermark made of a metal 
layer in the design, the user can show that the design is theirs by showing that the logo or 
trademark signature exists, however this approach has several shortcomings. Including an 
image in a material layer that is not an electrical part of the system can be easily removed 
by automated layout tools that trim out unused components. This means that designers 
must require that the user not be allowed to edit the design mask, making it less flexible 
for SOC applications. Also, there are many difficulties in attempting to include artwork 
in material layers as they must still pass all design checks as if they were an electrical 
component. This leads to an increased design time and an additional cost in development, 
especially if the design is initially rejected due to these additions.   
 Another method of watermarking at this level is hierarchical watermarking, where 
slight irregularities are introduced in the layout of block components. An example of this 
is the shifting of individual blocks of an array of components as demonstrated in [8], such 
as full adders in a multi-bit adder as shown in Figure 1. This shift causes a slight increase 
in area overhead that an automated layout system would be unlikely to introduce.  While 
less obvious, and therefore more complicated to detect, a similar process of resetting the 
layout of the design will remove the watermark and leave the design otherwise 
untouched. Therefore, this method has a requirement that modifications that would 
remove the watermark cannot be made by the end users of the hard IP. 
1.3.2 Language Level Protection 
 
 At a higher level of design abstraction, the Hardware Description Language 
(HDL) model level, another watermarking scheme has been proposed.  Watermarks can 
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be inserted as an entry FSM as illustrated in Figure 2 that requires a specific input 
sequence to invoke the normal behavior of the system.   
 
Figure 1: Example of a Simple Physical Watermark 
This allows for identification of the design through unique behavior that can be 
used to indicate ownership.  Besides the specific input sequence, an authentication FSM 
can also be added to the front end that can give an appropriate bit sequence back when 
traversed.  The fundamental problem with this scheme is that it requires a second or third 
FSM to be added that requires initialization prior to the beginning of user requested 
behavior. These additions can lead to a large design overhead as well as potential 
unexpected behavior. 
1.3.3 State Machine Level Protection 
 
 At the highest level of design abstraction for sequential circuits, the FSM, the 
embedded watermark provides user flexibility without risking loss of the watermark.  The 
first naïve solution [3] is to simply embed a second state machine that generates the 
watermark output (i.e., a watermark FSM), and then employ unused edges in the original 
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FSM to lead into the watermark FSM.  HARPOON [3] employs this approach and is 
illustrated in Figure 2. 
 
Figure 2: Example of HARPOON Watermark [3] 
 
 An alternative to the addition of obfuscation FSM is the use of a hidden FSM 
located within the original design that can only be reached by a proper key sequence.   
Once the appropriate key has been input, the system enters a watermark FSM that outputs 
a unique bit sequence to identify the ownership. An example of this kind of hidden FSM 
watermark is illustrated in Figure 3.  The main drawback with this approach is that the 
added watermark FSM requires several additional states, thus, drastically increasing area 
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of the implementation. Further, as a single edge leads into the watermark, removing this 
edge completely disables the watermark. 
  
Figure 3: Example of State Based FSM Watermark 
 Another approach at the state machine level is based on adding edges to the FSM 
to induce the system to produce a signature on the output that would not normally be 
produced by the design, as demonstrated in [7, 10, 11, 12].   For each needed edge in the 
system, if a node has an unused input combination it is used to provide the necessary 
transition. However, if the state has no available input sequence, the number of input bits 
is increased to allow for more edges from the state.  An example of this edge based 
watermarking method is shown in figure 4.  This method is an improvement over the 
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previous state based watermarking technique in that the watermark requires no added 
states and can be largely embedded in the design without as large an overhead. However 
it still has some drawbacks. 
If a malicious user spends the time to map the outputs for all edge transitions, it is 
trivial to generate their own signature based on the added functionality, meaning that they 
can show as strong a claim to the design, negating any proof of ownership.  Also, if a 
large number of edges are added, a fully connected state machine begins to form so that 
the number of unique sequences approaches the limit of all possible sequences, meaning 
that any sequence can be claimed as a signature. 
1.4 Related Work - Summary  
 There have been many attempts at providing forms of IP ownership identification 
of sequential circuits. These attempts fall into three main categories: physical, HDL, and 
model.  A summary of the advantages and disadvantages of approaches at these levels are 
shown in Table 1.  While solutions at the physical level are relatively easy to implement, 
the requirement that the end user work with a hard IP as opposed to a more flexible soft 
IP reduces the benefit of these approaches.  Another problem is that any attempt to 
demonstrate ownership requires an examination of the physical layers of the IC, which 
can be a costly process. 
 At the next level of abstraction are the HDL attempts at IP ownership 
identification.  In this approach, we have attempts to extend the HDL description to 
induce some identifiable behavior to indicate a designer’s ownership under unique 
circumstances.  This level encompasses solutions such as adding obfuscation FSM as a 
starting condition for the protected design, requiring the knowledge of a key to enter 
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normal operation.  As the key is entered, the FSM outputs an authentication string that 
can be used to verify the ownership. 
 
Figure 4: Example of Edge Based Watermarking 
 Finally, at the highest level of abstraction are the state machine level protection 
schemes.  Here we have approaches that attempt to take advantage of properties of the 
FSM to embed a watermark.  These solutions benefit from being at this high level of 
abstraction, meaning that they can be applied to soft IPs and even if the end user is given 
the HDL description it is unlikely that the watermark will be evident. These approaches 
can have several drawbacks however.  Firstly, solutions implemented at this level can 
lead to high overhead due to complicating optimization problem at the lower levels.  
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Also, if not embedded into the existing model, the watermark can easily be removed, 
reducing its effectiveness.  
Table 1: Summary of Watermarking Approaches 
 
1.5 Summary  
 With the rapid development of technology in the IC market there has been an 
explosion in the field of third-party IP developers that license designs to manufacturers.  
This has increased the risk of IP theft of designs, meaning that there is an ever greater 
need of methods to protect them.  While there are many methods currently available to 
protect IP sequential circuit, they largely have drawbacks in terms of design overhead or 
in implementation complexity.  To help combat this problem we present a novel approach 
to watermarking sequential circuit designs at the model level.  
Design Level Advantages Disadvantages 
Physical Ease of Implementation Delay Production 
Requires Hard IP 
Costly Verification 
HDL Provides Obfuscation 
Ease of Implementation 
High Overhead 
Easily Removed/Disabled 
Model Possibly Highly embedded 
No Special Requirements 
Ease of Verification 
Possible High Overhead 
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CHAPTER 2: PROPOSED WATERMARKING FOR SEQUENTIAL CIRCUITS 
 
 Our solution to the problem of watermarking sequential circuits focuses on the 
FSM model. Whereas prior attempts have focused on either adding states to include 
watermark functionality or adding edges to include the necessary behavior, we attempt to 
take advantage of a basic property of an FSM implementation.  We use the state encoding 
to embed a bit-stream representation of any digital watermark into the design of the 
sequential hardware that is highly indelible and relatively undetectable to someone 
unaware of its existence. This is accomplished by using the bits in the state encodings as 
subsections of the larger bit stream to be regenerated so that by traversing the FSM in the 
correct order, the bit stream can be regenerated.  To minimize overhead, we attempt to 
encode such that as many of the edges required to regenerate the watermark bit-stream 
already exists in the FSM. To achieve this, we generate a directed graph representation of 
the watermark bit-stream and then attempt to find a best-case sub graph match in the 
directed graph representation of FSM such that the number of watermark graph edges 
that are not covered by FSM edges is minimal.  
 This process of finding best case edge pattern matches between two directed 
graphs is known as approximate sub-graph isomorphism. This problem is known to be 
NP complete [13], as it can be reduced to the clique problem. We have attempted several 
solutions to this problem in an attempt to find an acceptable approximation of the best 
case solution without extreme runtime of the implemented algorithm. The three 
fundamental algorithms that we attempted are: (1) a brute force approach to show proof 
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of concept, (2) a greedy approach in an attempt to drastically reduce the runtime of the 
application while providing a rough approximate solution, and (3) finally, a simulated 
annealing based matching to find a good balance between runtime performance and the 
quality of the solution.  The first two approaches was a joint research effort with Mr. 
Matthew Lewandowski.  Detailed results for these two approaches can be found in [14]. 
2.1 Note to Reader 
 Portions of this chapter have been previously published (Lewandowski et al., 
2012) and are utilized with permission of the publisher. 
 2.2 Approximate Sub Graph Matching Watermarking – Three Approaches 
 We have attempted several approaches to the problem of finding the best case 
sub-graph isomorphism between the watermark and the FSM. We began with a naïve 
approach to provide proof of concept and generate best case solutions. We then moved on 
to heuristic algorithms that would give us solutions that while not absolutely optimal 
would provide significantly reduced runtimes for nontrivial examples. 
2.2.1 Brute Force Approach 
 
 For our initial attempt, we chose a simple brute force approach. By testing all 
possible combinations of state matches between the two directed graphs we are 
guaranteed to find a globally optimal solution. This allowed us to provide a guaranteed 
best case match and show proof of concept for our initial watermark embedding strategy. 
As can be seen in Figure 5, the brute force embedding algorithm is a recursive approach 
that calculates the cost of each set of merge combinations and keeps tracks of the best 
match. The brute force algorithm takes in (Line 1) the two directed graphs GFSM and GW 
as well as an empty match set. It initially sets (Line 2) the best cost equal to the number 
of edges in the watermark, since an un-embedded watermark has a cost of all of its edges.  
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Figure 5: Brute Force Embedding Algorithm 
 The algorithm then proceeds to match each state in the FSM to a state in the 
watermark (Lines 3-5). If after this matching the set of states in the watermark is empty 
(Lines 10-13) the cost of this match set is calculated and the best match is updated. The 
algorithm for finding the cost of a match set for the brute force algorithm is shown in 
Figure 6.   If this set of unmatched states in the watermark is not empty (Line 7) the brute 
force method is called by passing the FSM and the set of unmatched watermark nodes.  
 
Figure 6: Brute Force Cost Algorithm 
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 The primary problem with this approach is that the worst-case runtime complexity 
is exponential. This means that any non-trivial watermark insertion takes an unreasonable 
amount of time to be completed with this approach.  Due to this drawback, a more 
efficient solution had to be designed. 
2.2.2 Greedy Approach 
 Our next approach to the problem of watermark embedding is based on a greedy 
approach. This approach would allow us to drastically improve the runtime, at the 
expense of obtaining a sub-optimal solution. This approach assumes that there will be 
several high edge count nodes in both the watermark and FSM directed graphs that can 
be used to greatly reduce the edge cost by matching them. The general approach, 
therefore, is to attempt to match up with these highly connected “nexus” nodes from the 
FSM and watermark, and then attempt to match up the adjacent nodes such that the edge 
costs are minimal. 
  In the event that there are multiple node matches that provide lowest local cost, 
the algorithm selects a match randomly. Once all adjacent nodes are merged, the highest 
degree matched node that has not yet had all neighboring nodes matched is found, and the 
process is repeated. The pseudo-code of this greedy heuristic is shown in Figure 7.  As 
with the previous brute force algorithm, the greedy algorithm takes in two directed graphs 
one representing the FSM, while the other represents the watermark 
  It initially finds (Line 2) the highest degree nodes in the two directed graphs and 
matches them, adding them as a pair in the match set.  It then enters a loop (Lines 8-19) 
that goes through all of the nodes neighboring the node merged on line 5 of the pseudo-
code by either incoming or outgoing edges, in decreasing order of complexity and 
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matches it with the best cost match for the nodes connected to the watermark node that 
was matched on line 5 of the pseudo-code. As each FSM node is matched with a 
corresponding watermark node (Line 17)  the pair are  added to the match set as part of 
the final watermark insertion solution. 
 
Figure 7: Greedy Merge Algorithm 
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Figure 8: FindMaxDegreeNode() Algorithm 
 Once all of the neighbors to the initially merged pair have been matched, (Lines 
20-21) the FSM node from that pair is inserted into the found set and the next highest 
degree node in the matched set (but not in the found set) is chosen and the process 
repeats. This process is repeated until all nodes in the watermark have been merged.  
 One interesting fact to note is that this process means that if any nodes in the 
watermark graph are disconnected from the body of the graph, they will not be matched.  
This would indicate an error in the watermark graph.   
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Figure 9: FindMinCostNode() Algorithm 
 First is the FindMaxDegreeNode() function, which takes in a directed graph G, 
and returns the highest degree node in the graph.  The pseudo-code for this function is 
shown in Figure 8.   The process loops through the set of nodes in the direct graph (Line 
4) and if it finds a node with a higher degree than the previous maximum, it sets the 
found value to the current nodes degree, (Lines 5-8) and sets the max degree node to the 
current node.  If the function finds a node with degree equivalent to the current maximum 
value, (Lines 10-16) it will randomly choose whether or not to change the maximum 
node to this node.   
 Another function to note is the FindMinCostNode() which works in a similar 
fashion to that of the FindMaxDegreeNode() function, except that it takes in a node to be 
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matched with as well as a graph, and searches for the minimum cost value for match with 
that node and the nodes in the graph as shown in Figure 9. 
 Two additional auxiliary functions are Neighbors() and SortDescend().  The 
Neighbors() function takes in a directed graph as well as a specific node in the graph.  
The function loops through the set of nodes in the directed graph passed to the function 
and if that node is connected to the node passed in, and that node is not the  node passed 
in itself  (due to a self-loop),  the algorithm inserts it into the set of nodes to be returned 
giving you a set of all unique nodes connected to the node passed in by either incoming 
or outgoing edges.  The SortDescend() function is a call to the C++ sort function with a 
custom compare function that returns whether or not one node’s degree is higher than that 
of the other.  
2.2.3 Simulated Annealing Approach 
 
 The last approach we have implemented to find an approximate sub-graph 
isomorphic solution between the FSM directed graph and the watermark directed graph is 
based on Simulated Annealing (SA). SA is an approximation algorithm, meaning that the 
solution it finds is approximate to the optimal solution.  It is a heuristic modeled after the 
formation of crystals such as the annealing process of metal or glass.  As a mass of a 
substance cools from a high temperature, the molecules that make up that mass have high 
energy and are fairly free to move, sometimes into a less ordered state.   
As the mass cools however, these molecules become more and more fixed in 
position and begin to align with their neighbors to form a lattice structure that is much 
more ordered than the original arrangement.  The result of this structural ordering process  
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is a stronger material that is less brittle and tougher than a similar substance that has been 
cooled rapidly and thus avoids the opportunity for better structural ordering.  
 
Figure 10: Generic Simulated Annealing Algorithm 
This method, with pseudo code shown in Figure 10 is used to solve NP problems 
by exploring the solution space, searching for the global optima.  It works by starting 
with an initial solution and generating a random solution that is a neighbor to the initial 
solution.  If this solution is better than the previous solution, it accepts, and repeats the 
process.  However, unlike the greedy solution, if the newly generated solution has a 
higher cost than the current solution, the system may still accept it with a probability 
of    
  
 ⁄ , where    is the change in cost between the current solution and the new 
solution and T is the temperature of the system.  As the temperature value is lowered, the 
algorithm is less likely to accept a move that would increase the cost, until at     when 
the algorithm will only accept positive moves. This approach of accepting negative 
moves allows the algorithm to escape from local optima in the solution space that would 
prevent a greedy algorithm from finding a globally optimal solution, making it useful for 
many applications. 
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2.2.3.1 Simulated Annealing Applications 
 
 SA has been used in many areas of computer science and engineering field to 
solve problems that would otherwise prove difficult to solve in a reasonable time.  Our 
approach uses this method to embed a watermark into a sequential circuit at a high level 
in the design process.  We do this by transforming the problem to a form of sub-graph 
isomorphism.  Here are some of the many problems that SA has been applied to in the 
field.  Simulated Annealing has been employed successfully for many optimization 
problems such as the traveling salesmen, knapsack, and vertex cover problems.  
Interested reader is referred to [15].  Below, we sample SA formulation for three different 
problems. 
In [16], SA was used to generate the task graph for the problem of distributed 
computing processor scheduling.  Given an initial solution, the algorithm generates a new 
solution by swapping a job from one processor to another.  The cost function takes into 
account both the overall cost, based on the processor with the longest runtime load, and 
the network load cost, based on the number of times a process on one processor is 
dependent on data from a process on another processor.  This allowed for a near optimal 
solution to be found in a reasonable runtime. 
Another example of using SA to solve a complex problem is shown in [17], where 
the authors employed simulated annealing to improve the results of attempting to place 
cells in a chip floorplan, to reduce overall area used and shorten interconnect distance 
between cells.  They build there solution by providing the possibility of more drastic 
changes at higher temperatures by having three different permutation types for the floor 
plan of the chip. At high temperatures, movement of different clusters of cells is allowed.  
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As the temperature lowers, the solution moves to changing nets within the clusters, and 
finally at the lowest temperatures cells are moved within the nets. This variation of move 
type allows for different sizes of variation in the move cost as the system cools, 
improving SA performance. 
Finally, in [18], use of simulated annealing is shown for performing multicast 
routing. Here, SA is used with other methods that first shrink the search space, and then 
generate a directed graph of the relevant network.  SA is then used to find best paths 
through the network for multicast routing to multiple client nodes.  Like many of the 
situations in which SA is implemented to find an approximate best case solution, the goal 
is not to find the tree of routes with the lowest average delay to clients, but to find the tree 
that maintains the constraints on average and worst case delay. Simulated annealing 
provides an excellent solution for this problem, as the termination threshold for the SA 
function call can be set to the delay constraints, causing the algorithm to terminate as 
soon as an acceptable solution is found and return the first acceptable solution.  In 
situations such as multimedia streaming, this ability to provide an acceptable value 
quickly is far more critical than returning an optimal solution. 
2.2.3.2 Proposed SA Based Watermarking  
 
 For our purposes, the basic SA solution accepts a pair of compatibility matrices, 
one for the FSM and another for the watermark.  To generate an initial mapping of 
watermark states to FSM states, the watermark compatibility matrix is resized to the FSM 
matrix and one is overlaid onto the other. Therefore, by comparing the same cell in both 
matrices it is easy to see if an edge that exists in the watermark is not represented in the 
FSM, meaning that an edge must be added.  To generate a neighbor to this merging 
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solution, a random pair of rows, and their respective columns, in the watermark 
adjacency matrix are swapped.  
 As an improvement to the basic SA algorithm, our solution uses a re-annealing 
feature where after a set number of iterations, the latest accepted solution is set to the best 
solution found so far, the temperature is reset, and search is restarted.  Another 
improvement is the introduction of a cost penalty for adding input bits.  To include this, 
an array is also passed to the function that contains the number of edges leaving each 
node in the directed graph, as well as the number of edges allowed based on the number 
of input bits.  By calculating how many edges would be added to a given node and adding 
that to the number of edges leaving the node already, the need for an additional input bit 
to increase the number of unique transition values can be detected.   
 
Figure 11: SA Based Sub-graph Matching Algorithm 
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 By calculating how many outgoing edges would be needed to be added to a given 
node due to the match set and adding that to the number of outgoing edges the node 
already has, we can determine if the number of outgoing edges is more than the number 
of possible edges (due to unique input combinations that specify the transitions).  If the 
cost function finds that an input bit is needed, it adds a penalty to the cost equal to the 
number of nodes in the system.  The reason is that any added input bit will increase the 
hardware to make decisions on that bit for each state, thus increasing the complexity of 
the system linearly to the number of nodes.  The pseudo-code of the SA based algorithm 
is shown in Figure 11. 
 The algorithm takes in a set of compatibility matrices for the graphs to be 
matched (Line 1).  It initializes the best solution to the current arrangement of the 
watermark matrix, (Lines 4-5) and then begins the while loop that checks if the time limit 
has reached and the average change in the cost has reached a given tolerance value (set to 
1 x 10
-6
 in our implementation).   
 In each iteration it first calls MapPerm(), which generates a permutation of the 
current solution by randomly swapping two state rows and there matching columns in the 
watermark matrix, so that when it is overlaid atop the original FSM’s, different states are 
matched.  It then calls AcceptFunc() (Line 7), which determines whether or not to accept 
this permutation.  If it is accepted, the new solution is set as the base for the next 
iteration, (Lines 13-17) and if a better solution than the current best then it is updated.  
   For the re-annealing feature, the solution keeps track of the number of iterations 
and after a specified count resets the counter, which is also a variable in the temperature 
calculation.  This solution uses several functions for which the pseudo-code is also listed.   
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Figure 12: MapPerm() Algorithm 
 The MapPerm() function shown in Figure 12 takes in the watermark compatibility 
matrix, and returns that matrix with a random set of rows, and the matching columns, 
swapped.  The basic version of the CostFunc() takes in the pair of compatibility matrices, 
and calculates the cost of the new solution. The cost calculation is done by first 
initializing the cost to zero, and then looping through each cell in the adjacency matrices.  
If the value in the watermark matrix at a given position is greater than the corresponding 
value in the original FSM matrix, meaning that an edge exists in the watermark that is not 
in the original FSM, it adds one to the cost.  In the input bit penalty variation, it also 
maintains a variable that keeps track of how many edges are added for a given row. This 
is added with the current number of outgoing edges for that node, from an array of edge 
counts, and compared with the maximum number of edges per state.  If the total of old 
edges and added edges is greater than the maximum number of edges, a penalty is added 
to the cost due to the input bit that will now be required. Finally, the AcceptFunc(), 
compares the cost of the new solution passed in to the current solution.  If the cost of the 
new solution is better than the current solution (not the best solution) it is immediately 
accepted and the function returns true.    
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Figure 13: SA Acceptance Function 
 It will also accept with a probability based on the temperature which lowers as k 
increases. In the basic algorithm the variable k represents the iteration count, however in 
the re-annealing variation of the algorithm; k is reset to 1 after a set number of iterations, 
as shown in Figure 11.  Finally, if none of the other conditions are met, the solution is 
rejected and the function returns false.   
2.3 Summary 
 We have presented three approaches to the approximate sub-graph isomorphism 
problem of matching a pair of directed graphs, for the purposes of embedding a 
watermark in a sequential circuit through state encoding.   The initial naïve approach 
gives the best result, but runs into runtime problems for more than trivial examples.  This 
solution was ideal for a rapid prototype for proof of concept, but less useful in practice.  
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The next attempt was a greedy algorithm to target improved runtime, at the cost of a far 
from optimal solution, which will be shown in the next section.  Finally, we presented our 
latest solution, the SA approach, along with modifications for re-annealing, and for 
including a cost penalty for solutions that require the addition of an input bit to provide 
for unique input combinations for all outgoing transitions.   
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CHAPTER 3: EXPERIMENTAL RESULTS 
 
 All three algorithms presented in the previous chapter were coded in C++ as a 
library of applications. The SA algorithm was implemented in Matlab 2012b, called from 
a C++ application that managed all data handling including reading the kiss2 files, 
generating the compatibility matrices, and merging based on the SA solution. All tests 
were performed on ten benchmark FSMs chosen from the International Workshop on 
Logic Synthesis (IWLS) 93 suite [19].  
 
Figure 14: Watermark Application Flow 
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3.1 Experimental Setup 
 The basic flow of the tool library is as shown in Figure 14.  Initially, the file to be 
used as the watermark is passed to the hashing function, which generates a no-collision 
hash of the watermark file.  This is done to shorten the watermark bit-stream ensuring 
that the generated graph is as sparsely connected as possible.   
  This hash is passed to another application that also accepts an integer that 
indicates the bit sequence length (N) equal to the state encoding length. This value is 
determined by observing the number of states in the function FSM.  This application 
takes these two values, and generates a watermark state machine by breaking the hash 
bit-stream into segments of N bits long, where N is the length passed in, and using them 
as state encodings.  Edges are added to allow traversal of the FSM to regenerate the bit-
stream by serializing the state encodings. This completes the watermark generation stage 
and returns the watermark FSM to be passed to the watermark embedding tool in a kiss2 
file format (a sample is shown in Figure 15). Next, the embedding application accepts the 
function FSM and the watermark FSM kiss2 files and generates a single watermarked 
FSM kiss2 file using one of the algorithms presented in the previous chapter.  This final 
FSM is passed to an application that converts the kiss2 File into a VHDL format that can 
be then synthesized onto an FPGA.   
3.2 Results 
 The initial brute force solution provides excellent results for small state machines.  
However, the problem inherent with this solution became evident with application of this 
approach to any FSMs larger than few tens of states. Unfortunately, the run times were 
such that we abandoned any attempt to get meaningful results from this solution, as it was 
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evident that even with superior overhead figures, it would be implausible as a 
commercially viable option.  
 
Figure 15: Sample Kiss2 File 
 Our next approach, the greedy heuristic presented in Section 2.3.2, the results of 
which are shown in Table 2.  The approach gave slightly less optimal results than hoped 
for, but had runtimes of less than one second on average.  This led to a belief that a more 
refined algorithm could find a low overhead solution without the time cost of a brute 
force solution. The edge overhead was under our original target value of 10%, however 
the requirement of 1-2 additional input bits was over our target in many cases. 
A graph of the costs of the currently accepted simulated annealing solution per 
iteration (for XYZ benchmark) is shown in Figure 16. This graph demonstrates that the 
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combination of SA and re-annealing provides for a globally optimal solution by escaping 
local optima to find a more globally optimal solution.   
Table 2: Results for Greedy Algorithm 
GFSM States Edges Inputs Edges 
Added 
Edge 
Overhead 
Inputs 
Added 
Input 
Overhead 
bbara_bbtas 30 268 4 20 7.46% 2 50.00% 
keyb 19 170 7 18 10.59% 1 14.29% 
kirkman 16 381 12 19 4.99% 1 8.33% 
s1488 48 251 8 14 5.58% 1 12.50% 
s1494 48 250 8 18 7.20% 1 12.50% 
s298 218 1096 3 21 1.92% 2 66.67% 
s820 25 232 18 16 6.90% 2 11.11% 
s832 25 245 18 16 6.53% 2 11.11% 
sand 23 184 11 15 8.15% 2 18.18% 
Tbk 28 1569 6 13 0.83% 2 33.33% 
 
 
Figure 16: Cost of Simulated Annealing Solution by Iteration (XYZ Benchmark) 
As shown in the Table 3, the use of a global optimization algorithm did greatly 
improve the results in terms of edge overhead, and the use of unused edges in the original 
FSM largely cut the number of input bits required in half. This was a large improvement 
over previous results but as the goal was to remove input bit additions as much as 
possible, another attempt was made that included a penalty in the cost for input bits.  
Finally, we present the results for the SA Algorithm with input penalty in Table 4.  The 
input bit penalty did not have a significant impact on the results of the watermark 
embedding process. As we discovered that many benchmarks are fully specified through 
the use of don’t care bits in the input values.   
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Table 3: Results for SA Algorithm without Input Penalty 
GFSM States Edges Inputs Edges 
Added 
Edge 
Overhead 
Inputs 
Added 
Input 
Overhead 
bbara_bbtas 30 268 4 11 4.10% 1 25.00% 
keyb 19 170 7 10 5.88% 1 14.29% 
kirkman 16 381 12 14 3.67% 0 0.00% 
s1488 48 251 8 17 6.77% 1 12.50% 
s1494 48 250 8 17 6.80% 1 12.50% 
s298 218 1096 3 20 1.82% 1 33.33% 
s820 25 232 18 9 3.88% 1 5.56% 
s832 25 245 18 9 3.67% 1 5.56% 
sand 23 184 11 Non-Deterministic 
Tbk 28 1569 6 Non-Deterministic 
 
 This meant that any added edges to the system would necessitate additional inputs 
so as to prevent the FSM from becoming non-deterministic.  An interesting effect of the 
input penalty was noted however in that the edge overhead was reduced. Also, when the 
algorithm was rewritten to use edges that were not used in the system, the transitions that 
contained don’t care bits in the inputs had to be fully enumerated.   
Table 4: Results for SA Algorithm with Input Penalty 
GFSM States Edges Inputs Edges 
Added 
Edge 
Overhead 
Inputs 
Added 
Input 
Overhead 
bbara_bbtas 30 268 4 10 3.73% 1 25.00% 
Keyb 19 170 7 10 5.88% 1 14.29% 
kirkman 16 381 12 14 3.67% 0 0.00% 
s1488 48 251 8 16 6.37% 1 12.50% 
s1494 48 250 8 17 6.80% 1 12.50% 
s298 218 1096 3 20 1.82% 1 33.33% 
s820 25 232 18 9 3.88% 1 5.56% 
s832 25 245 18 9 3.67% 1 5.56% 
sand 23 184 11 Non-Deterministic 
tbk 28 1569 6 Non-Deterministic 
 
 With this it was discovered that some of the edges created overlapped, leading to 
a nondeterministic system where two edges leaving the same state went to different states 
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on the same input signal. Clearly such machines were invalid, as non-deterministic 
behavior cannot be implemented in real hardware. 
3.3 Summary 
 Among the three approaches that we have tried, the simulated annealing approach 
has provided results that are a good tradeoff between runtime and solution quality.  As 
expected, SA provided better results than the greedy approach due to its ability to escape 
local minima although at the expense of (reasonable) increased runtimes.  
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CHAPTER 4:  CONCLUSIONS 
 
 We conclude that the SA approach to the problem of watermark embedding for 
FSM watermarking gives an excellent low-overhead solution based on a target of less 
than ten percent edge overhead, while avoiding the runtime problems required in finding 
an optimal solution. These improvements to the method of watermarking of FSMs 
through sub-graph isomorphism have been shown to make this novel concept a system 
that can be used as a method of IP identification to prevent theft. With the improvements 
in runtime and solution quality provided by SA, an IP watermarking scheme can be 
implemented with a commercially acceptable overhead. 
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